



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/994,009	11/05/2001	Fereidoon Heydari	01-S-023 (1678-39)	8816

30431 7590 05/02/2006
STMICROELECTRONICS, INC.
MAIL STATION 2346
1310 ELECTRONICS DRIVE
CARROLLTON, TX 75006

EXAMINER

RODRIGUEZ, GLENDA P

ART UNIT PAPER NUMBER

2627

DATE MAILED: 05/02/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1-30, 32-34 are rejected under 35 U.S.C. 102(b) as being anticipated by Patapoutian et al. (US Patent No. 5, 661, 760).

Regarding Claims 1, 4, 8, 20, 24, 27, 32 and 33, Patapoutian et al. teaches a coded binary sequence, which has a first group bits that are consecutive, the first group having first and second separate portions both representing a first state, the bits in the first portion having a second logic level and the bits in the second state having a third logic level (Pat. No. 5, 661, 760; Col. 3, Lines 55-58. Patapoutian et al. teaches a ¼ coding scheme that codes binary 1s into "--++" and binary zeros into "++--", each having two differing states. It is inherent that if a sequence of for example "1011" ("10" being a first logic level and "11" being a second logic level) will be encoded into "--++++----++--++", having a first and second equally sized portion in the first group ("--++" and "++--") having a second logic level ("1") and a third logic level ("0") (The description of Patent Application is according to the instant specification, and, it is concurrent with Page 6, Table 1 to Page 7, Line 13 of the instant specification.); and a second group of consecutive bits each having the same state, the second group representing a second logic level (See Col. 4, L. 43-44, wherein "--++++--", which are four consecutive symbols having the same state).

Claim 10 has limitations similar to those treated in the above rejection(s), and are met by the references as discussed above. Claim 10 however also recites the following limitations: "disk sectors operable to store application data and servo wedges that store servo data" (Pat. No. 5, 661, 760; Col. 6, Lines 15-61 and Col. 6, Lines 15-61).

Claim 11 has limitations similar to those treated in the above rejection(s), and are met by the references as discussed above. Claim 11 however also recites the following limitations: "a Viterbi detector" (Pat. No. 5, 661, 760; See Abstract).

Claim 14 has limitations similar to those treated in the above rejection(s), and are met by the references as discussed above. Claim 14 however also recites the following limitations: "a sample circuit to generate samples of a signal" (Pat. No. 5, 661, 760; See Abstract).

Claim 16 has limitations similar to those treated in the above rejection(s), and are met by the references as discussed above. Claim 14 however also recites the following limitations: "a data storage disk having a surface, data sectors at respective locations of the surface, and servo wedges that store servo data, a motor, a read head and a read head positioning circuit and a servo circuit" (Pat. No. 5, 661, 760; Col. 5, Lines 15-21 and Col. 6, Lines 15-61, Servo data are used for non-application purposes).

Regarding Claim 2, Patapoutian et al. teach all the limitations of Claim 1. Patapoutian et al. further teach wherein the first and second portions of the first group respectively comprise first and second halves of the first group (Pat. No. 5, 661, 760; Col. 3, Lines 55-58. Patapoutian et al. teaches a $\frac{1}{4}$ coding scheme that codes binary ones into "--++" and binary zeros into "++--". It is inherent that the first group with two portions (group "10") can be divided in to first and second halves: "10" or "--++++--" can be divided into "--++" and "++--".).

Regarding Claim 6, Patapoutian et al. teach all the limitations of Claim 1. Patapoutian et al. further teach wherein the first and second groups each respectively comprise four consecutive bits (Patapoutian et al. teaches that each group of bits consists of 4 consecutive bits (Patapoutian et al. teaches a $\frac{1}{4}$ coding scheme that codes binary ones into "--++" and binary zeros into "++--").).

Regarding Claim 7, Patapoutian et al. and teach all the limitations of Claim 4. Patapoutian et al. further teach the first and second portions of the second group respectively comprises first and second halves of the second group ("11" would be the second group (fourth logic level) which also has two equally sized portions ("--++" and "--++") having a fourth logic level ("1") and a fifth logic level ("1").).

Regarding Claim 12, Patapoutian et al. teach all the limitations of Claim 11. Patapoutian et al. further teaches wherein the binary sequence comprises a coded binary sequence (See Abstract).

Regarding Claim 13, Patapoutian et al. teach all the limitations of Claim 11. Patapoutian et al. further teach wherein the first logic level comprises a logic 0; and the second logic level comprises a logic 1 (Col. 3, Lines 55-58. Patapoutian et al. teaches a $\frac{1}{4}$ coding scheme that codes binary ones into "--++" and binary zeros into "++--". It is inherent that if a sequence of for example "10" will be encoded into "--++++--", having a first and second equally sized portion in the first group ("--++" and "++--").).

Regarding Claim 15, Patapoutian et al. teach all the limitations of Claim 14. Patapoutian et al. further teach a decoder coupled to the Viterbi detector and operable to decode the recovered binary sequence (Col. 11, Lines 3-25 and Lines 57-62).

Regarding Claim 17, Patapoutian et al. teach all the limitations of Claim 16. Patapoutian et al. further teaches wherein the servo circuit comprises: a sample circuit operable to generate samples of the servo signal (See Abstract); and a Viterbi detector coupled to the sample circuit and operable to recover the servo data from the samples of the servo signal (Col. 5, Line 64 to Col. 6, Line 13 and Abstract and Fig. 1).

Regarding Claim 18, Patapoutian et al. teach all the limitations of Claim 16. Patapoutian et al. further teaches wherein the servo circuit comprises a decoder operable to decode the recovered servo data (See Abstract. Patapoutian et al. teaches that the Viterbi detector also decodes the $\frac{1}{4}$ signal.).

Regarding Claim 19, Patapoutian et al. teach all the limitations of Claim 16. Patapoutian et al. further teach wherein the read head comprises a read-write head (Col. 5, Lines 15-21, Lines 28-32 and Lines 57-63 and Col. 12, Lines 1-12).

Regarding Claims 3, 5, 9, 21 and 34, Patapoutian et al. teach all the limitations of Claims 1, 4, 8, 20 and 34, respectively. Patapoutian et al. further teach wherein the first, second, third, and fifth logic levels respectively equal a logic 1 and a logic 0; the first and second logic states respectively equal 0 and logic 1; and the same state equals a logic 0 (Col. 3, Lines 55-58. Patapoutian et al. teaches a $\frac{1}{4}$ coding scheme that codes binary ones into "--++" and binary zeros into "++--". It is inherent that these logic levels can be achieved according to the configuration of zeros and ones that the disk drive enhances.).

Regarding Claim 22, Patapoutian et al. teach all the limitations of Claim 20. Patapoutian et al. further teaches wherein the coding comprises: coding the first logic level as a first group of four consecutive bits (Patapoutian et al. teaches that each group of bits consists of 4 consecutive

Art Unit: 2627

bits (Col. 3, Lines 55-58. Patapoutian et al. teaches a $\frac{1}{4}$ coding scheme that codes binary ones into "--++" and binary zeros into "++--"); and coding the second logic level as a second group of four consecutive bits (Patapoutian et al. teaches that each group of bits consists of 4 consecutive bits (Patapoutian et al. teaches a $\frac{1}{4}$ coding scheme that codes binary ones into "--++" and binary zeros into "++--").).

Regarding Claim 23, Patapoutian et al. teach all the limitations of Claim 20. Patapoutian et al. further teach wherein the first and second portions of the first group respectively comprise first and second halves of the first group ("11" would be the second group (fourth logic level) which also has two equally sized portions ("--++" and "--++") having a fourth logic level ("1") and a fifth logic level ("1")).

Regarding Claim 28, Patapoutian et al. teach all the limitations of Claim 27. Patapoutian et al. further teaches wherein: the first and second code symbols each comprise a number of code bits (Patapoutian et al. teaches that each group of bits consists of 4 consecutive bits (Col. 3, Lines 55-58). Patapoutian et al. teaches a $\frac{1}{4}$ coding scheme that codes binary ones into "--++" and binary zeros into "++--"); and the lengths of the first and second code symbols are each less than the product of the number and a length of a servo-bit region (Patapoutian et al. teaches that each group of bits consists of 4 consecutive bits (Patapoutian et al. teaches a $\frac{1}{4}$ coding scheme that codes binary ones into "--++" and binary zeros into "++--").).

Regarding Claims 25, 26 and 29, Patapoutian et al. teach all the limitations of Claims 24 and 27, respectively. Patapoutian et al. further teach wherein: the first logical bit equals a logic 0; and the second logical bit equals a logic 1 (Col. 3, Lines 55-58. Patapoutian et al. teaches a $\frac{1}{4}$ coding scheme that codes binary ones into "--++" and binary zeros into "++--". It is inherent

Art Unit: 2627

that these logic levels can be achieved according to the configuration of zeros and ones that the disk drive enhances.).

Regarding Claim 30, Patapoutian et al. teach all the limitations of Claim 27. Patapoutian et al. further teaches wherein each of the first and second groups of code words is or is approximately half as long as the first code word ("11" would be the second group (fourth logic level) which also has two equally sized portions ("--++" and "--++") having a fourth logic level ("1") and a fifth logic level ("1").).

Response to Arguments

3. Applicant's arguments with respect to claims 1-30 and 32-34 have been considered but are moot in view of the new ground(s) of rejection due to the newly amended Claims.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Glenda P. Rodriguez whose telephone number is (571) 272-7561. The examiner can normally be reached on Monday thru Thursday: 7:00-5:00; alternate Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wayne Young can be reached on (571) 272-7582. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2627

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).


gpt
04/24/06


WAYNE YOUNG
SUPERVISORY PATENT EXAMINER